# $^{60}$ Co $\gamma$ -ray irradiation experiments and electrical modeling of TSVs in 3D ICs $^*$

Bo Liang,<sup>1</sup> Jin-Hui Liu,<sup>1,†</sup> Yu-Xiong Xue,<sup>2</sup> Gang Liu,<sup>1</sup> Quan Wang,<sup>1</sup> and Wu-ying Ma<sup>3</sup>

<sup>1</sup> School of Computer Science and Technology, Xidian University, Xi'an, 710071, China

<sup>2</sup> College of Electrical, Energy and Power Engineering, Yangzhou University, Yangzhou, 225127, China

<sup>3</sup> National Key Laboratory of Intense Pulsed Radiation Simulation and Effect,

Northwest Institute of Nuclear Technology, Xi'an, 710024, China

Three-dimensional (3D) integration using through-silicon vias (TSVs) has emerged as a key technology for extending Moore's Law as transistor scaling approaches physical limits. However, ensuring the electrical reliability of TSVs in radiation environments remains a critical challenge. This study investigates the impact of total ionizing dose (TID) irradiation on the transmission performance and parasitic effects of the TSV channel. Three types of test samples with varying sizes and TSV arrangements were fabricated and subjected to <sup>60</sup>Co  $\gamma$ -ray irradiation. S-parameters were measured across different doses. Experimental results indicate that increasing irradiation dose leads to greater insertion loss, a narrower -1 dB bandwidth, a higher rate of change of group delay, longer propagation delay, and a reduced peak to peak of group delay. At 180 krad(Si), the maximum increase in propagation delay is 1.58%, the maximum average rise in the rate of change of group delay is 2.52%, and the maximum reduction in peak to peak of group delay is 32.48% compared to pre-irradiation. In addition, TID compresses the frequency response of  $S_{21}$  magnitude, shifting dominant effects to lower frequencies. To quantify the impact of TID on the electrical parameters and material properties of TSVs, an equivalent circuit topology considering crosstalk effects was first developed. Optimization was then performed in an Advanced Design System (ADS) using the validated equivalent circuit to extract changes in parasitic parameters. The optimization results indicate that increasing irradiation dose leads to higher silicon substrate capacitance, crosstalk capacitance, and oxide layer capacitance, while silicon substrate conductance and crosstalk conductance decrease. These changes are attributed to TID-induced modifications in the material properties of the TSV channel. Subsequently, polynomial fitting was employed to establish functional relationships between material properties and irradiation dose. As a result, a dose-dependent electrical model for TSVs was developed. This work provides a guiding strategy for evaluating the electrical behavior of TSVs under irradiation and contributes to the design of irradiation tolerant 3D integrated circuits (ICs) for high reliability applications.

Keywords: Total ionizing dose, Through silicon via, S-parameters, Equivalent circuit model, Electrical parameters

#### I. INTRODUCTION

As Moore's Law approaches its physical constraints in 3 transistor scaling and wafer manufacturing [1], the demand 4 for high-performance chips continues to rise, fueled by ad-5 vancements in information technology and emerging indus-6 tries. In aerospace applications, these chips face challenges <sup>7</sup> such as limited interconnect bandwidth (BW), integration 8 density, and power efficiency [2-4]. To address these post-Moore's Law demands, three-dimensional (3D) integration technologies including active integrated circuit (IC) 3D integration, 2.5D integration with passive interposers, and heterogeneous chip integration have emerged [5, 6]. Among these, 13 through silicon via (TSV) technology, a vertical interconnection method, is pivotal. TSVs provide key benefits, including shorter interconnects, reduced power consumption, and higher package density, enabling device miniaturization and multifunctionality [7–9]. Recent innovations, such as novel materials and fault-tolerant designs, further enhance TSV per-19 formance [10–12].

Despite these advancements, ensuring TSV reliability in radiation environments remains a critical challenge. Key limitations include noise coupling between aggressive/victim TSVs [13], thermal management inefficiencies in stacked layers [14–16], and material-induced stress mismatches [17]. Understanding the impact of total ionizing dose (TID) on TSV behavior is essential for advancing 3D ICs. This is particularly critical in aerospace applications, where radiation tolerant designs are required [18-21]. A TSV com-29 prises a vertical metal interconnect (typically copper) pass-30 ing through a silicon substrate, surrounded by an insulating dielectric layer (commonly SiO<sub>2</sub>) to prevent copper ion dif-32 fusion into silicon. This configuration forms a metal-oxide-33 semiconductor (MOS) structure, which is highly sensitive 34 to ionizing radiation, necessitating rigorous evaluation for 35 aerospace applications [22–31].

Multiple studies on the TID effect in MOS structures shown that  $\gamma$ -ray irradiation induces charge trapping and accumulation in the oxide layer, resulting in leakage cursents [32–35]. These leakage currents, along with MOS capacitance changes, contribute to signal delays and power losses in TSVs. Zeng et al. demonstrated that positive charges trapped in the oxide layer increase leakage currents and reduce the coupling capacitance in TSV arrays [38, 39]. Tian et al. examined the affects of high-energy heavy ion irradiation on TSVs, simulating the electrical performance of silicon dielectric layers subjected to varying ion energies [40]. Li et al.

<sup>\*</sup> This work was supported by the special fund of the State Key Laboratory of Intense Pulsed Radiation Simulation and Effect (No.:SKLIPR2011), National Natural Science Foundation of China (Grant No.:U22B2044) and National Key Research and Development Program of China (Grant No.:2022YFB4401303).

<sup>†</sup> Corresponding author, jhliu@mail.xidian.edu.cn




Fig. 1. (a) Top-view of sample A, (b) top-view of sample B, (c) top-view of sample C, (d) bottom-view of sample A, (e) bottom-view of sample B, (f) bottom-view of sample C, (g) 3D view of sample A, (h) 3D view of sample B, (i) 3D view of sample C, (j) photograph of sample A, (k) photograph of sample B, and (l) photograph of sample C. These 3D views show the signal pathways of the TSV sample. The bottom EMC is used to support the sample. The objects are not drawn to scale.




Fig. 2. Distribution of STSV with surrounding GTSVs: (a) Sample A and C and (b) Sample B. These distributions are used to calculate  $p_{\text{TSV\_Total}}$ .

<sup>48</sup> ior in the gate oxide layer, though experimental results indi-<sup>49</sup> cated minimal impact [41]. Combined experimental and sim-<sup>50</sup> ulation approaches revealed a dose-dependent leftward shift <sup>51</sup> in capacitance-voltage (*C-V*) curves shift leftward after irra-

the diagram of the second sec

Focusing on the dielectric loss of  $SiO_2/Si$  heterostructures, Ref. [45] investigates the impact of TID irradiation on the alternating current (AC) characteristics of TSVs. The study found that irradiation induced a dielectric loss peak in TSVs, which shifted to lower frequencies with increasing irradiation doses. Using the Maxwell-Wagner interfacial relaxation model, the study attributes this loss to the formation of boundary oxide traps (BTs). Similarly, Ref. [46] reported that  $^{60}Co$   $\gamma$ -ray irradiation on dual-channel and array TSV test chips




Fig. 3. (a) Cross-section view along the red dashed line of Figs. 1(d)-(f) and (b) Bottom view of a single TSV in Fig. 2(a). The objects are not drawn to scale.

Table 1	Design	parameters	of TSV	samples
rabic 1.	DUSIEII	parameters	01 15 1	sampics.

	8 1 ···· 1										
Samples—		Fixed parameters (μm)						Variable parameters (μm)			
	$r_1$	$r_2$	$r_3$	$h_{\mathrm{TSV}}$	$h_{\mathrm{Bump}}$	$w_{ m SRDL}$	$h_{ m RDL}$	$p_{ m STSV}$	$p_{\mathrm{TSV\_Total}}$	$l_{ m SRDL}$	FMSS
A								500	$2(1+\sqrt{2}+\sqrt{5})p_{TSV}$	1700	Silicon
В	35	35.5	50	200	25	75	7.5	1000	$2(1+2\sqrt{2})p_{TSV}$	2200	Silicon and EMC
C								500	$2(1+\sqrt{2}+\sqrt{5})p_{TSV}$	2200	Silicon and EMC

remains unexplored.

80

93

Existing studies on TID effects in TSVs have primar-81 ily focused on direct current (DC) leakage, I-V and C-V82 characteristics, AC behavior, and scattering parameters (S-83 parameters). While these studies provide valuable insights, 84 critical aspects such as the relationship between frequency re-85 sponse, propagation delay, and design parameters under TID 86 remain underexplored. Furthermore, the interplay between parasitic electrical parameters and material properties under TID has not been fully investigated, particularly in highfrequency regimes where noise coupling effects become pronounced [12, 13]. Recent work on THz-frequency TSV interference minimization using benzocyclobutene (BCB) liners highlights the need for frequency-aware radiation hardening strategies [48].

To address these gaps, this paper develops a predictive Sparameter model that relates TSV design parameters to TID- 121 102 Sect. III analyses the S-parameters, -1 dB BWs, design- 128 shown in Figs. 1(j) - (l).


70 led to a reduction in parasitic MOS capacitance and signal 103 dependent frequency responses, group delay, and propaga-71 transmission efficiency at higher doses. The analysis revealed 104 tion delay based on experimental data. Sect. IV introduces <sub>72</sub> that TID-induced oxide and interface state trap charges lower <sub>105</sub> an equivalent circuit model for the TSV channel, extracts 73 the flat-band voltage, resulting in impedance discontinuities 106 TID-dependent parasitic parameters, and quantifies TID ef-74 and signal integrity (SI) issues. Recent advancements in TSV 107 fects on material properties, enabling an S-parameter predic-75 fault tolerance, including broadcast-TDMA mechanisms [17] 108 tion model linked to design and material variations. Sect. V and honeycomb-based redundancy designs [11, 47], demon- 109 explores future directions by assessing the limitations of the strate promising approaches to mitigate reliability challenges, 110 proposed model, comparing this work with previous studies though their applicability in radiation-hardened environments 111 to highlight its novelty, and proposing refinements for future 112 research. The paper concludes in Sect. VI.

### 113 II. TSV SAMPLE DESIGN AND EXPERIMENTS SETUP

Heterogeneous integration in 3D ICs combines vertical in-115 terconnections (bumps) with horizontal routing (RDLs). A 116 comprehensive analysis of TSVs must therefore consider both 117 the TSVs and their interactions with these components, as 118 they are critical for signal transmission and overall system 119 performance.

# A. TSV Sample Design

Three types of TSV samples with varying bump and RDL induced material property changes. This model is then ap- 122 sizes and layouts were designed. Top and bottom views of plied to quantify the effects of TID on the parasitic electrical 123 the samples are shown in Figs. 1(a) – (f). Sample A measures parameters and material properties of TSV channels. The pa-  $_{124}$  1800  $\times$  1075  $\mu$ m and includes six ground TSVs (GTSVs), per is organized as follows: Sect. II outlines the design of 125 while Samples B and C share identical dimensions (2300 × three TSV sample types, including bumps and redistribution 126 1075  $\mu$ m) and include twelve GTSVs each. Their 3D views layers (RDLs), and the setup of the  $^{60}$ Co  $\gamma$ -ray experiments. 127 are illustrated in Figs. 1(g) – (i). Photographs of the chips are





(b)

Fig. 4. (a) Testing environment of the TSV chips [44] and (b) Probes and TSV chips.

The TSV fabrication process consists of several key steps, including the formation of TSV vias using deep reactive ion etching (DRIE), the deposition of a SiO<sub>2</sub> insulating layer on the via sidewalls, and the electroplating of copper to fill the vias. This is followed by moulding, the formation of a backside RDL, wafer thinning and the formation of a frontside 135 RDL.

Measuring TSV S-parameters on a bare wafer is challenging due to the TSV ports being located at opposite ends of 138 the wafer. To address this, ground RDLs (GRDLs) connect 139 the top and bottom ports of all GTSVs to ensure consistent 140 grounding across the array. Similarly, signal RDLs (SRDLs) 170 (EMC) layer providing isolation. A summary of the design link the bottom ports of signal TSVs (STSVs), enabling sig- 171 parameters is presented in Table 1. 142 nal transmission between two STSVs through their respective 143 bumps.

Although all three types of TSV samples feature the same 172 145 number of GTSVs surrounding a single STSV, their arrange-146 ments differ. The shielding effect provided by the GTSVs is influenced by the pitch between the GTSV and the STSV [49– 148  $p_{\rm TSV~Total}$  is calculated as  $2(1+\sqrt{2}+\sqrt{5})p_{\rm TSV}$  for samples 150 A and C, and  $2(1 + 2\sqrt{2})p_{TSV}$  for sample B. 151

bottom view of a single TSV embedded in a silicon substrate. 181 experimental conditions is presented in Table 2. In this diagram,  $r_1$  represents the TSV radius,  $r_2$  the oxide 182 156 layer radius,  $r_3$  the bump radius,  $h_{TSV}$  the TSV height, and  $h_{\rm bump}$  the bump height. These parameters were predefined as 184 of the first STSV. From there, it travels through the TSV to also introduced to enable controlled analyses and to explain the lower surface of the second STSV. The signal then passes variations in the experimental results. 160

152

pitch  $(p_{STSV})$  but differ in their SRDL lengths  $(l_{SRDL})$ . Con- is side. The upper surfaces of the two STSVs are connected versely, samples B and C have the same SRDL length but dif- 190 to the sample edges via two top SRDLs, forming a groundfer in  $p_{STSV}$ . Consequently,  $p_{TSV}$  Total,  $p_{STSV}$ , and  $l_{SRDL}$  is signal-ground (GSG) test pad alongside adjacent GRDLs, as were defined as variable parameters. In addition, in sample 192 shown in Figs. 1(a) – (c), (g) – (i). The SRDLs and GRDLs 166 A, the two STSVs are located on the same silicon substrate, 183 are separated by an EMC layer on the same plane. where the filling material between the STSVs (FMSS) is sil- 194 168 icon. In contrast, in samples B and C, the STSVs are on 195 designed GSG probes were used to minimize errors associ-

Table 2. Experimental conditions of TID irradiation.

Conditions	Value			
Radiation sources	$^{60}\mathrm{Co}$			
Dose rate	50 rad(Si)/s			
Dose point	60 krad(Si), 120 krad(Si), 180 krad(Si)			
Temperature	25°C			
Measurement equipment	Microwave probe stations and vector network analyzer			

### **B.** TID Experiments Setup

Irradiation experiments were performed using a  $^{60}$ Co  $\gamma$ -ray source at the Northwest Institute of Nuclear Technology, with 53]. This total pitch, denoted as  $p_{TSV\_Total}$ , quantifies the <sub>175</sub> a dose rate of 50 rad(Si)/s. Dose levels were set at 60, 120, shielding effect. According to the schematic in Fig. 2, 176 and 180 krad(Si). All TSV samples were irradiated without any applied bias. A total of 27 samples were prepared, with 178 nine allocated to each of the three TSV types (labeled A1# – The cross-section along the red dashed lines in Figs. 1(d) 179 A9#, B1# – B9#, and C1# – C9#). For each TSV type, three (f) is shown in Fig. 3(a), while Fig. 3(b) illustrates the 180 samples were irradiated at each dose level. A summary of the

Signal transmission begins at the test pad located on one side of the top SRDL and propagates to the upper surface fixed design elements in this study. Variable parameters were 185 its lower surface and is transferred via the bottom SRDL to through the second TSV to its upper surface and continues As shown in Fig. 1, samples A and C share the same STSV 1888 along the top SRDL to the measurement pad on the opposite

The testing environment is shown in Fig. 4(a). Custom-169 separate silicon substrates, with an epoxy molding compound 196 ated with conventional soldering and simplify measurements.




Fig. 5. S21 measurement results with dose variation for (a) sample A, (b) sample B, (c) sample C and (d) TID-dependent -1 dB bandwidth of TSV samples.

<sub>197</sub> A pair of 150 µm-pitch GSG probes was mounted on a probe <sub>215</sub> the frequency range up to the highest frequency where the 198 station and connected to a vector network analyzer (VNA) via 216 insertion loss increases by 1 dB relative to the DC level. 199 high-frequency cables. The probes and the TSV chips to be 217 200 tested are shown in Fig. 4(b). The VNA operated across a fre- 218 C at irradiation doses of 60, 120, and 180 krad(Si). Across quency range of 0.1–25 GHz with a step size of 0.1 GHz and a 219 201  $_{202}$  50  $\Omega$  port impedance. To mitigate errors from factors such as  $_{220}$  minimum, before increasing at higher frequencies. At 180 203 probe pressure and positioning, S-parameters were averaged 221 204 across three identical samples for each measurement.

## EXPERIMENTAL RESULTS AND ANALYSIS

205

211

212

This section analyzes the SI performance of three types of 206  $^{207}$  TSV samples under  $\gamma$ -ray irradiation, highlighting the influ-208 ence of design parameters and irradiation effects on key met-209 rics such as  $|S_{21}|$ , -1 dB BW, group delay and propagation 210 delay.

### Variation of S-parameters and -1 dB bandwidth under $\gamma$ -ray irradiation

The insertion loss and -1 dB BW of the TSV samples were 213

Figs. 5(a) - 5(c) illustrate the  $S_{21}$  for samples A, B, and the 0.1–25 GHz range,  $|S_{21}|$  initially decreases, reaching a krad(Si), the minimum  $|S_{21}|$  occurs at 16.7 GHz for sample A (-2.32 dB), 13.7 GHz for sample B (-2.31 dB), and 11.9 GHz for sample C (-1.72 dB). In all cases,  $|S_{21}|$  decreases with increasing irradiation dose, indicating greater signal attenuation due to TID effects. The phase of  $S_{21}$  ( $\angle S_{21}$ ) shown exhibits minimal variation with irradiation dose and displays a nonlinear relationship with frequency.

The relative decrease in  $|S_{21}|$  varies among the samples from 0 to 180 krad(Si). Sample A exhibits the largest reduction (0.4 dB at 16.7 GHz), primarily attributed to its silicon FMSS and narrow spacing ( $p_{STSV} = 500 \,\mu\text{m}$ ), which increases parasitic capacitance  $(C_{\rm Si})$  and conductance  $(G_{\rm Si})$ [54]. Radiation further elevates the relative permittivity ( $\varepsilon_{Si}$ ) and conductivity  $(\sigma_{Si})$  of the silicon substrate. Sample B shows the smallest degradation (0.11 dB at 13.7 GHz), owing to its wider spacing  $p_{STSV} = 1000 \,\mu m$  and its silicon and EMC FMSS, which reduces electric field coupling and mitigates dielectric degradation. Sample C, which shares the analyzed, as shown in Fig. 5. The -1 dB BW is defined as  $p_{STSV} = 500 \, \mu \text{m}$  as sample A but uses silicon and EMC




Fig. 6. Frequency response related to design factors of TSV samples at (a) 0 krad(Si); (b) 60 krad(Si); (c) 120 krad(Si) and (d) 180 krad(Si).

251




Fig. 7. TID-Induced frequency response compression in TSV samples: With increasing dose, P1, P2 and P3 boundaries shift to lower frequencies.

FMSS, experiences a moderate  $S_{21}$  decrease (0.19 dB at 11.9 GHz), benefiting from improved isolation.

The voltage and power transfer efficiencies were computed using Eqs. (2) and (3), with  $S_{21}$  converted from dB to linear 259

minimum  $|S_{21}|$ , the voltage transfer efficiency decreases by 4.50% (A), 1.26% (B), and 2.16% (C), while power transfer efficiency declines by 8.80% (A), 2.50% (B), and 4.28% (C) relative to pre-irradiation values.


$$|S_{21}|_{\text{linear}} = 10^{\frac{|S_{21}|_{\text{dB}}}{20}}$$
 (1)


$$\eta_{\text{Voltage}} = \frac{\mid S_{21}^0 \mid_{\text{linear}} - \mid S_{21}^{180} \mid_{\text{linear}}}{\mid S_{21}^0 \mid_{\text{linear}}}$$
(2)

$$\eta_{\text{Power}} = \frac{\mid S_{21}^0 \mid_{\text{linear}}^2 - \mid S_{21}^{180} \mid_{\text{linear}}^2}{\mid S_{21}^0 \mid_{\text{linear}}^2} \tag{3}$$

At 15 GHz,  $S_{21}$  of Sample A decreases from -1.87 dB 253 (0 krad) to -2.27 dB (180 krad), while Sample C decreases from -1.58 dB to -1.70 dB. Although Sample A has a shorter  $l_{\text{SRDL}} = 1700 \mu \text{m}$  which typically reduces resistive loss [56,  $p_{STSV}$  increase crosstalk, leading to a more significant degradation in  $S_{21}$  compared to sample C.

As shown in Fig. 5(d), Sample A initially has the widest values via Eq. (1) [55]. At 180 krad(Si) and the frequency of 260 –1 dB BW, while Sample B has the narrowest. However,








Fig. 8. Variation of TID-induced group delay in TSV samples relative to pre-irradiation: (a) Sample A, (b) Sample B, (c) Sample C. Avg represents the average rate of change and Max represents the maximum rate of change.

at 180 krad(Si), BWs decrease by 41.73% (A), 1.49% (B), and 21.69% (C), suggesting worsened inter-symbol interference (ISI) suppression. After 120 krad(Si), sample C's BW exceeds that of sample A, indicating better ISI resilience at higher irradiation doses due to its FMSS composition.

#### Variation of frequency response of design parameters-related under $\gamma$ -ray irradiation

266 267

268

280

281

282

284

289

290

291


297

To investigate the influence of design parameters on the frequency response of TSVs under  $\gamma$ -ray irradiation, this study examines the effects of  $p_{STSV}$ ,  $p_{TSV\_Total}$ ,  $l_{SRDL}$ , and the properties of the FMSS ( $\sigma_{\rm FMSS}$  and  $\varepsilon_{\rm FMSS}$ ) across varying TID levels. As shown in Fig. 6, the frequency range (0.1–25 GHz) 273 is divided into three bands—low (P1), mid (P2), and high 274 (P3)—based on the  $|S_{21}|$  intersection points. At 0 krad(Si), 275 these bands are P1 (0-6.2 GHz), P2 (6.2-18.9 GHz), and P3 276 (18.9–25.0 GHz). With increasing TID, the bands compress significantly: at 180 krad(Si), they shift to P1 (0–1.8 GHz), P2 (1.8–15.7 GHz), and P3 (15.7–25.0 GHz), as shown in Fig. 7, reflecting a TID-induced redistribution of the frequency re-279 sponse.

As presented in Table 1, samples A and C share identical  $p_{\text{STSV}}$  and  $p_{\text{TSV\_Total}}$ , but differ in  $l_{\text{SRDL}}$ . Sample A, with a shorter  $l_{SRDL}$ , is expected to exhibit lower insertion losses, potentially improving  $|S_{21}|$  [54]. However, in sample A, the two STSVs are integrated on the same silicon substrate, i.e. the FMSS is silicon, which increases the crosstalk between the STSVs, resulting in lower  $|S_{21}|$  in P2 and P3 than in sample C, as shown in Fig. 6. Therefore, the properties of the FMSS are the main factor affecting the  $|S_{21}|$  in these bands.

Comparing samples A and B, sample A features a larger  $p_{\text{TSV\_Total}}$  but a smaller  $p_{\text{STSV}}$ . While the larger  $p_{\text{TSV\_Total}}$  theoretically reduces substrate leakage, the smaller  $p_{STSV}$  and silicon as an FMSS in Sample A amplifies the crosstalk, resulting in a lower  $|S_{21}|$  in P3. Here  $p_{STSV}$  is the main factor as the wider pitch of STSV in Sample B reduces the coupling effect. The silicon and EMC as FMSS of sample B further reduces 306  $\sigma_{\rm FMSS}$  and increases the stability of  $|S_{21}|$ .

298 <sup>299</sup> larger  $p_{TSV}$  Total, achieving higher  $|S_{21}|$  compared to sample inating  $|S_{21}|$  in each band to take effect at lower frequencies  $_{300}$  B . For Samples B and C, despite Sample B's larger  $p_{STSV}$  re-  $_{310}$  earlier than expected.






Fig. 9. TID dependent changes in (a) peak-to-peak of group delay and (b) propagation delay.

ducing crosstalk, its smaller  $p_{\text{TSV\_Total}} \left( 2(1+2\sqrt{2})p_{\text{TSV}} \right)$  in-302 creases substrate leakage, leading to lower  $|S_{21}|$  in P1 and P2. Thus,  $l_{SRDL}$  and  $p_{TSV\_Total}$  collectively dominate  $|S_{21}|$  variations in these bands.

In summary, the variation in  $|S_{21}|$  across different frequency bands is primarily determined by design parameters. As the irradiation dose increases, the compression effect on In P1 and P2, Sample A benefits from its shorter  $l_{SRDL}$  and  $\frac{1}{2}$  the  $S_{21}$  frequency response causes the design factors dom-

#### Variation of group delay and propagation delay under $\gamma$ -ray irradiation

311

312

319

320

324

325

330

331

332

The impact of TID radiation on TSV signal transmission 313 timing can be analyzed through the evolution of group delay and propagation delay. Group delay  $(\tau_{\text{group}})$  is defined as the negative derivative of the phase response with respect to frequency, representing the rate of phase change of a signal near a given angular frequency  $\omega$ , as expressed in Eq. (4) [58].

$$\tau_{\text{group}} = -\frac{\mathrm{d}\phi\left(\omega\right)}{\mathrm{d}\omega}$$
(4)

The peak to peak of group delay  $(\tau_{ppgd})$  is the difference between the maximum and minimum group delay across the entire frequency band, representing the fluctuation amplitude of group delay, as given in Eq. (5).

$$\tau_{\text{ppgd}} = \max\left(\tau_{\text{group}}\right) - \min\left(\tau_{\text{group}}\right) \tag{5}$$

Propagation delay  $(\tau_{prop})$  represents the total transmission 326 time from input to output and can be derived using the inverse Fourier transform of the S-parameters. It is specifically defined as the time shift of the peak in the impulse response, as given in Eq. (6) and (7) [58].

$$h\left(t,D\right) = \text{IFFT}\left\{\left|S_{21}\left(f,D\right)\right| \cdot e^{j\phi(f,D)}\right\} \tag{6}$$

$$\tau_{\text{prop}}^{D} = \arg\max_{t} |h(t, D)| \tag{7}$$

As shown in Figs. 8(a) - 8(c), the group delay variation rate of all three TSV samples increases significantly with radiation dose, indicating that TID-induced cumulative damage alters the phase response characteristics of TSVs. At 180 krad(Si), sample A exhibits the highest average group delay variation rate (2.52%), while sample B shows the lowest (0.31%). This difference is attributed to sample A's single silicon material filling and smaller  $p_{STSV}$ , which increase electric field coupling and radiation sensitivity. Conversely, sample B's larger  $p_{STSV}$  and EMC composite filling enhance stability by reducing coupling and suppressing dielectric constant fluctuations. Sample C, despite using the same composite material as sample B, shows a average variation rate of 0.57% due to its denser STSV layout, highlighting the detrimental effect of close TSV spacing in high-radiation environments.

The  $\tau_{ppgd}$  of all samples decreases with increasing irradiation dose, as shown in Fig. 9(a). This suggests that TID radiation reduces delay variance, potentially weakening phase non-linearity. At 180 krad(Si), the maximum reduction in  $\tau_{\rm ppgd}$  is 32.48% (A) compared to pre-irradiation. This finding 352 highlights a trade-off between phase linearity and transmission loss in irradiation tolerant designs.

A increases by 1.58% at 180 krad(Si), primarily due to its 406 the electric field distribution between cylindrical conductors

smaller  $p_{STSV}$  and single silicon filling, which enhance electric field coupling. Sample B exhibits the most stable propagation delay, with a fluctuation range of less than 0.05%, attributed to its larger p<sub>STSV</sub> and EMC composite filling. Sample C shows an intermediate increase of 0.75%, indicating that composite filling partially mitigates the radiation sensitivity of a small  $p_{STSV}$  layout.

The stability of propagation delay in TSV chips is influenced by both TSV layout parameters ( $p_{STSV}$ ) and material properties (FMSS). Optimizing  $p_{STSV}$  and employing suitable 366 composite filling materials (such as silicon and EMC) significantly enhances irradiation resistance. For irradiation tolerant designs, a balanced approach is required to maintain signal integrity while minimizing time domain jitter and phase non-370 linearity to ensure high reliability TSV interconnects.

#### IV. ELECTRICAL MODELING OF THE TSV CHANNEL

The TSV channel consists of four primary materials: cop-373 per for the TSVs, bumps, and RDLs; silicon for the sub-374 strates; silicon dioxide as a thin insulating layer surrounding 375 the TSVs; and an EMC as the isolation material. TID irra-376 diation alters the material properties, including the conduc-377 tivity of copper, the conductivity and dielectric constant of 378 the silicon substrate, and the dielectric constant of the oxide 379 layer. To evaluate the impact of TID irradiation on TSV chan-380 nel performance, a TID-dependent TSV model is required. This model must also account for additional factors, such as 382 the significantly greater length of the RDLs compared to the 383 height of the TSVs.

#### A. Equivalent circuit Modeling

Fig. 10(a) presents the TSV channel model for the three test sample types. It consists of three main components: the 387 top RDL used for probing, the TSV structure, and the bottom RDL serving as an interconnection point. Fig. 10(b) 389 provides a detailed representation of the RDL models at the 390 top and bottom of the TSV. Due to the symmetrical arrangement of the RDLs, only one top-layer RDL model is shown 392 in Fig. 10(b). Table 3 summarizes the electrical parameters of the TSV channel model.

Both the RDLs and TSVs, made of copper, are represented 395 as a series of resistances and inductances. This representation 396 accounts for the conductive losses and the magnetic energy 397 storage in these structures. The TSVs are coated with a thin 398 layer of silicon dioxide, which is modeled as a capacitor. This 399 capacitor represents the charge storage capability of the insu-400 lating layer between the conductive TSV and the silicon sub-401 strate. The silicon substrate is modeled as a parallel network 402 of resistors and capacitors. The substrate capacitance  $C_{\text{Sub}}$ and resistance  $R_{\text{Sub}}$  between an STSV and a GTSV are represented by Eqs. (8) and (9), respectively [59]. These equa-As shown in Fig. 9(b), the propagation delay of sample 405 tions are derived based on the quasi-static approximation of

	•				
Symbol	Description	Symbol	Description		
$R_{\mathrm{RDL\_Top}}$	Resistance of top RDL	$C_{\mathrm{RDL\_Top}}$	Capacitance of top RDL		
$R_{ m RDL\_Bot}$	Resistance of bottom RDL	$C_{ m RDL\_Bot}$	Capacitance of bottom RDL		
$R_{ m Si\_RDL}$	Resistance of top RDL to silicon substrate	$C_{ m Fill}$	Capacitance of top RDL to EMC		
$L_{ m RDL\_Top}$	Inductance of top RDL	$L_{ m RDL\_Bot}$	Inductance of bottom RDL		
$R_{\mathrm{TSV}}$	Resistance of TSV	$L_{\mathrm{TSV}}$	Inductance of Top		
$C_{ m oxs}$	Capacitance of oxide layer of STSV	$C_{ m oxg}$	Capacitance of oxide layer of GTSV		
$R_{ m Si}$	Resistance of silicon substrate	$C_{ m Si}$	Capacitance of silicon substrate		
$R_{\rm Crosstalk}$	Resistance of crosstalk of STSV-STSV	$C_{ m Crosstalk}$	Capacitance of crosstalk of STSV-STSV		
$C_{\mathrm{Bump}}$	Capacitance of bump				

Table 3. Description of parameter symbols.

in a dielectric medium [54]. Eq. (10) [60] expresses the inherent relationship between the capacitance and conductance of the silicon substrate, linking its permittivity and conductivity.

$$C_{\rm Sub} = \frac{\pi \varepsilon_0 \varepsilon_{\rm Si}}{\cosh^{-1}(p_{\rm TSV}/d_{\rm TSV})} \times h_{\rm TSV}$$
 (8)

$$R_{\rm Sub} = \frac{\cosh^{-1}(p_{\rm TSV}/d_{\rm TSV})}{\pi \sigma_{\rm Si} h_{\rm TSV}}$$
(9)

where  $\varepsilon_0$  is the permittivity of vacuum,  $\varepsilon_{\rm Si}$  is the relative per-413 mittivity of silicon,  $\sigma_{\rm Si}$  is the conductivity of silicon,  $p_{\rm TSV}$  is 414 the center-to-center pitch between the STSV and the nearest 415 GTSVs (250  $\mu$ m), and  $d_{TSV}$  is the TSV diameter.

$$\frac{C_{\rm Sub}}{G_{\rm Sub}} = \frac{\varepsilon_{\rm Si}}{\sigma_{\rm Si}} \tag{10}$$

When mapping this model to the GSG-type equivalent circuit shown in Fig. 10(a), adjustments are made to account for the specific distribution of GTSVs around the STSV in the different sample designs. The equivalent resistances and capacitances for samples A, B, and C are calculated using Eqs. 421 (8) and (9) and the  $p_{STSV}$  Total values defined in Fig. 2. The scaling factors in these equations are derived from the specific geometrical arrangements of the GTSVs around the central STSV for each sample type. For example, the resistances for samples A and C are given by:

$$R_{\rm Si}^{\rm A} = R_{\rm Si}^{\rm C} = \frac{R_{\rm sub}}{1 + \sqrt{2} + \sqrt{5}}$$
 (11)

with corresponding capacitances:

$$C_{\rm Si}^{\rm A} = C_{\rm Si}^{\rm C} = (1 + \sqrt{2} + \sqrt{5})C_{\rm sub}$$
 (12)

For sample B: 430

410

416

417

427

428

$$R_{\rm Si}^{\rm B} = rac{R_{
m sub}}{1 + 2\sqrt{2}}$$




Fig. 10. GSG-type equivalent circuit model of (a) TSV channel and (b) RDL layer for conducting an optimization design in ADS to quantitatively investigate the impact of TID on the electrical parameters of the TSV channel.

And the  $C_{\mathrm{Si}}$  is calculated as

$$C_{\rm Si}^{\rm B} = (1 + 2\sqrt{2})C_{\rm sub}$$
 (14)

The connections between GTSVs and STSVs are represented by an RC network, and crosstalk between STSVs is (11) 436 accounted for using an additional RC model, highlighted by the red dashed lines in Fig. 10(a). The crosstalk capacitance 438  $(C_{\text{Crosstalk}})$  and resistance  $(R_{\text{Crosstalk}})$  between adjacent STSVs are described by Eqs. (15) and (16) [50, 51, 59], based on 440 the quasi-static approximation of the electric field distribution between two parallel cylindrical conductors. Here,  $p_{STSV}$ represents the center-to-center pitch between the two STSVs, and  $\varepsilon_{\rm FMSS}$  and  $\sigma_{\rm FMSS}$  represent the relative permittivity and 444 conductivity of the filling material (FMSS) between them, respectively. As illustrated in Fig. 1, for sample A, both 446 STSVs are located within the same silicon substrate ( $\varepsilon_{\text{FMSS}}$ 

 $\frac{1}{2} = \frac{\varepsilon_{Si}}{\sigma_{FMSS}} = \frac{\sigma_{Si}}{\sigma_{Si}}$ . Conversely, in samples B and C, the two

448 STSVs are situated in separate silicon substrates, separated 449 by an EMC layer. For these two samples,  $\varepsilon_{\text{FMSS}}$  is lower than 450  $\varepsilon_{Si}$ , and  $\sigma_{FMSS}$  is significantly lower than  $\sigma_{Si}$ .

$$C_{\text{Crosstalk}} = \frac{\pi \varepsilon_0 \varepsilon_{\text{FMSS}}}{\cosh^{-1}(p_{\text{STSV}}/d_{\text{TSV}})} \times h_{\text{TSV}}$$
 (15)

$$R_{\text{Crosstalk}} = \frac{\cosh^{-1}(p_{\text{STSV}}/d_{\text{TSV}})}{\pi\sigma_{\text{FMSS}}h_{\text{TSV}}}$$
(16)

Fig. 10(b) also provides a more detailed model of the 454 RDL structure. The SRDL connects the horizontally aligned 455 STSVs, while the GRDL connects the horizontally aligned 456 GTSVs. These components are electrically isolated by an 457 insulating layer, which is represented as a capacitor in the 458 model. Additionally, the top RDL is separated from the sil-459 icon substrate by an EMC layer, which is also modeled as a 460 capacitor. To account for the penetration of the electric field into the dielectric layers and the silicon substrate beneath the RDL, the model incorporates the effective conductivity of the silicon substrate. 463

The resistance of a TSV,  $R_{TSV}$ , comprises both DC and AC 465 components, as described in Eqs. (17) – (20) [54, 59–61]. At high frequencies, the skin effect causes current to concentrate near the conductor's surface. Furthermore, the proximity ef-468 fect, influenced by adjacent conductors, alters current distribution, leading to a non-uniform peripheral profile. As TSVs are placed closer together, the proximity factor,  $k_p$  increases. For TSVs,  $k_p$  is determined by the ratio of the TSV pitch  $p_{TSV}$ to the TSV diameter  $d_{TSV}$  [54].

$$R_{\rm TSV} = \sqrt{R_{\rm dc}^2 \,_{\rm TSV} + R_{\rm ac}^2 \,_{\rm TSV}} \tag{17}$$

474 where

473

475

476

451

452

453

464

$$R_{\text{dc\_TSV}} = \rho_{\text{TSV}} \times \frac{h_{\text{TSV}}}{\pi \times r_{\text{TSV}}^2} \tag{18}$$

$$R_{\rm ac\_TSV} = k_{\rm p} \left( \rho_{\rm TSV} \times \frac{h_{\rm TSV}}{2\pi r_{\rm TSV} \delta_{\rm skindepth} - \pi \delta_{\rm skindepth}^2} \right)$$
(19)

$$\delta_{\text{skindepth}} = \frac{1}{\sqrt{\pi f \mu_{\text{TSV}} \sigma_{\text{TSV}}}}$$
 (20)

where,  $\delta_{\text{skindepth}}$  is the skin depth.  $k_{\text{p}}$  is the proximity factor. 478 Similarly, the bump resistance is calculated using both DC and AC components, consistent with the TSV resistance model. Moreover, the capacitance between a signal bump and a ground bump,  $C_{\text{Bump GS}}$ , is calculated using a modified parallel plate model adjusted for cylindrical geometry, as expressed in Eq. (21) [54].

$$C_{\text{Bump\_GS}} = \frac{\pi \times \varepsilon_0 \varepsilon_{\text{EMC}}}{\cosh^{-1} \left(\frac{p_{\text{TSV}}}{d_{\text{Bump}}}\right)} \times h_{\text{Bump}}$$
(21)




Fig. 11. Verification of the equivalent circuit model at 0 krad(Si) for the process of extracting TID dependent electrical parameters and material properties.

where,  $\varepsilon_{\rm EMC}$  is the relative permittivity of the EMC.

The method for mapping Eq. (21) to  $C_{\text{Bump}}$  in the GSG model shown in Fig. 10(a), based on the distribution of GTSVs around an STSV in different sample designs, is analogous to the approach used for mapping  $C_{\text{sub}}$  to  $C_{\text{Si}}$ .

As shown in Fig. 13(d),  $C_{\text{Bump}}$  increases with irradiation dose for all three TSV sample types. This trend is attributed to the radiation-induced rise in  $\varepsilon_{\text{FMSS}}$ . At high frequencies, the capacitive impedance  $Z_{C_{
m Bump}}=1/j\omega C_{
m Bump}$  decreases as  $c_{\rm Bump}$  increases, leading to greater signal leakage through  $C_{\text{Bump}}$  to ground. This leakage reduces the output signal en-




Fig. 12. Comparison of  $|S_{21}|$  obtained by experiment and the equivalent circuit model. The validated TSV channel models at 0 krad(Si) are employed for extracting the electrical parameters of the equivalent circuit at doses of 60, 120, and 180 krad(Si), as well as determining the variation of material properties with dose based on the 538 extracted electrical parameters coupled with closed-form equations.

ergy, thereby increasing insertion loss.

502

505

512

513

In GSG-type TSVs, the capacitance  $(C_{\rm oxg})$  of the oxide 499 layer in the GTSV was determined through full-wave simula-500 tion and is approximately 1.5 times  $C_{
m oxs}$ . The value of  $C_{
m oxs}$ was calculated using Eq. (22) [54, 59].

$$C_{\rm oxs} = \frac{1}{2} \times \frac{\pi \varepsilon_0 \varepsilon_{\rm ox} h_{\rm TSV}}{ln((r_{\rm TSV} + t_{\rm ox})/r_{\rm TSV})}$$
 (22)

where,  $\varepsilon_{\rm ox}$  is the dielectric constant of the oxide layer and  $t_{\rm ox}$ 503 is the thickness of the oxide layer.

The capacitance models for the RDL interconnects 506 ( $C_{\mathrm{RDL\_Top}}$ ,  $C_{\mathrm{RDL\_Bot}}$ , and  $C_{\mathrm{Fill}}$ ) are more complex. To 507 compute these capacitances, the conformal mapping method 508 is employed, which utilizes the complete elliptical integral 509 of the first kind, as detailed in [54, 59]. Other electrical pa-510 rameters of the TSV channel were calculated based on the 511 methodology described in [54].

#### Extraction of TID dependent parasitic electrical parameters

At pre-irradiation (dose = 0 krad(Si)), the electrical pa-515 rameters of the equivalent circuit model were calculated us-516 ing closed-form equations based on device dimensions and 562  $_{517}$  material properties. However, as the irradiation dose in-  $_{563}$   $L_{
m RDL\_Top}$ , and  $L_{
m RDL\_Bot}$  were identical across all three samcreased, these parameters varied, necessitating an iterative 564 ple types and consistent with the methodology outlined in 519 optimization process. To assess TID effects comprehensively, 565 [54, 59]. As the dose increased, all parameters exhibited 520 the equivalent circuit model, depicted in Fig. 10, was devel- 566 growth, with the inductances of the top and bottom RDLs oped and optimized using Advanced Design System (ADS). 567 showing more pronounced changes than the other parameters, 522 Fig. 11 demonstrates the pre-irradiation validation of the 568 as shown in Fig. 13(c). Additionally, Fig. 13(d) shows that model, followed by the extraction of TID-dependent parasitic  $_{569}$  both  $C_{
m oxs}$  and  $C_{
m Bump}$  increased with dose. Since  $C_{
m Bump}$  de-524 parameters and material properties. The optimization mini- 570 pends on the arrangement of GTSVs surrounding the STSV 525 mized the mean square error (MSE) between simulated and 571 (Fig. 1), samples A and C, which share the same GTSV con-526 experimentally measured S-parameters.

Fig. 12 compares the  $|S_{21}|$  obtained from experimental 528 measurements and the equivalent circuit model. The MSE values for samples A, B, and C were 0.0177, 0.0222, and 0.0143, respectively. These low MSE values demonstrate a strong correlation between the model and experimental data, validating the accuracy of the proposed TSV channel model.

The impedance of the TSV along the leakage path to the silicon substrate is modeled as a parallel combination of  $R_{\rm Si}$ and  $C_{\rm Si}$ , as expressed in Eq. (23), with its magnitude given by Eq. (24) [55].

$$Z = \left(\frac{1}{R} + j\omega C\right)^{-1} \tag{23}$$

$$|Z| = \frac{R}{\sqrt{1 + (\omega RC)^2}} \tag{24}$$

At high frequencies, the denominator of |Z| is dominated by the  $(\omega RC)^2$  term. Since the S-parameter measurements in this study were conducted in the GHz range, Eq. (24) can be approximated by Eq. (25) [55]. This approximation indicates that, under high-frequency conditions, |Z| is primarily determined by the capacitance C and is inversely proportional to

$$|Z| \approx \frac{1}{\omega C}$$
 (25)

Fig. 13 presents the extracted electrical parameters under varying radiation doses. Notably, Fig. 13(a) shows increases in both  $C_{
m Si}$  and  $R_{
m Si}$  of the three types of TSV samples increase with increasing radiation dose. This trend results in a decrease in the impedance |Z|, which consequently leads to an increase in insertion loss. This phenomenon is a significant contributing factor to the experimental results observed 554 in Fig. 5.

Similarly, Fig. 13(b) shows that  $C_{\text{Crosstalk}}$  and  $R_{\text{Crosstalk}}$ also increased with dose, further contributing to insertion loss via reduced impedance along the leakage path to the FMSS. Notably, the FMSS materials in samples B and C (EMC and silicon) exhibit lower conductivity compared to the silicon used in sample A, resulting in significantly higher  $R_{\text{Crosstalk}}$ for samples B and C.

The parameters  $C_{\text{RDL\_Top}}$ ,  $C_{\text{RDL\_Bot}}$ ,  $C_{\text{Fill}}$ ,  $L_{\text{TSV}}$ , figuration, showed identical  $C_{\mathrm{Bump}}$  values.




Fig. 13. Impact of TID on electrical parameters for TSV channel: (a)  $C_{\rm Si}$  and  $R_{\rm Si}$ , (b)  $C_{\rm Crosstalk}$  and  $R_{\rm Crosstalk}$ , (c)  $C_{\rm RDL\_Top}$ ,  $C_{\rm RDL\_Bot}$ ,  $C_{\mathrm{Fill}}$ ,  $L_{\mathrm{TSV}}$ ,  $L_{\mathrm{RDL\_Top}}$  and  $L_{\mathrm{RDL\_Bot}}$ , (d)  $C_{\mathrm{oxs}}$ , and  $C_{\mathrm{Bump}}$ . The electrical parameters at 0 krad(Si) are calculated by closed-form equations and those at 60, 120, 180 krad(Si) are obtained by optimization design in ADS.

#### Analysis of changes in properties of TSV materials under 573 $\gamma$ -ray irradiation

574

581


The model validated at 0 krad(Si) in Sect. IV A is em-575 ployed to extract the parasitic electrical parameters of the TSV channel under TID radiation, as shown in Fig. 11. Addi- 597 tionally, it facilitates the estimation of TID-induced effects on the material properties of TSV channels through closed-form 598 equations. 580

ometric parameters (such as TSV radius, height, and pitch) 601 ing the frequency response of TSVs under TID irradiation 583 and material properties (such as dielectric constant and con- 502 and rapidly generating datasets for training machine learnductivity). In the absence of TID-induced mechanical stress, or ing models, which will be a focus of our future work. At this the geometric parameters remain constant, while only mate- stage, the lack of TID-related data—such as DC, AC, C-V rial properties are affected. Consequently, the variations in 605 characteristics, impedance measurements, and time-domain electrical parameters shown in Fig. 13 are attributed to TID- we eye diagrams—limits the model. Furthermore, the model induced changes in material properties. Based on this ob- 607 does not incorporate electrical stress or process parameters, servation, the TID-dependent material properties presented in such as doping, which are crucial for developing a more com-590 Fig. 14 were derived following the process shown in Fig. 11, 509 prehensive and accurate TSV model. Nevertheless, the conestablishing a quadratic relationship between material prop- 610 tribution of this paper is still novel compared to the existing 592 erties and irradiation dose. This enhancement transforms 511 research literature, both in terms of the measured parameters,

594 (Fig. 10) from fixed equations to dose-dependent functions, 595 enabling the prediction of signal loss in the TSV channel at 596 varying irradiation doses.

## **FUTURE WORK**

The proposed TSV electrical model is developed using a methodology that integrates design parameters and TID ef-The electrical parameters of the TSV channel include ge- 500 fects. This model serves two primary purposes: predict-593 the calculation of electrical parameters in the TSV model 612 the analysed parameters and the modeling approach, as shown






Fig. 14. TID-dependent equations for TSV material properties of (a)  $\varepsilon_{\rm Si}$  and  $\sigma_{\rm Si}$  (b)  $\varepsilon_{\rm FMSS}$ ,  $\varepsilon_{\rm OX}$  and  $\sigma_{\rm FMSS}$ . Ignoring the variation of mechanical stresses, the TSV channel dimensions are fixed. The variation of the electrical parameters in Fig. 13 is caused by the changes in material properties (scattered dots) due to the TID radiation. The correlation equation between material properties (dashed lines, dot - dash line and double-dash line) and dose was obtained by polynomial fitting.

Table 4. Comparison of this paper with other studies.

Study	Irradiation doses (krad(Si))	Measured parameters	Chip types	Analyzed characteristics	Modeling approach		k Material properties
Refs. [38, 39]	50	$I_{\mathrm{Leak}}$ and $C_{\mathrm{TSV}}$	1	C-V and $I-V$	_	No	No
Ref. [42]	180, 240, 300, 420, 540	$\left S_{21}\right $ and $\left S_{11}\right $	1	$ S_{21} $ -freq and $ S_{11} $ -freq	Equivalent circuit model in ADS (coarse grained)	No	No
Ref. [43]	30, 90, 150	$ S_{21} $	3	$C-V$ and $ S_{21} $ -freq	COMSOL for $C - V$	No	No
Ref. [44]	30, 90, 150	$ S_{21} $	3	$C-V$ and $\left S_{21}\right $ -freq	1D COMSOL for capacitance, HFSS for $S_{21}$	No	No
Ours	0, 60, 120, 180	$ S_{21} $ and $\angle S_{21}$	3	$ S_{21} $ -freq, $\angle S_{21}$ -freq, $-1$ dB BW, $ au_{ ext{group}},$ $ au_{ ext{pned}}$ and $ au_{ ext{prop}}$	TID dependent equivalent circuit model in ADS (fine grained)	Yes	Yes

 $I_{\mathrm{Leak}}$  Leakage current of TSV.

619

in Table 4. Similar to Refs. [38, 39, 42–45], we do not apply a bias during irradiation. However, we are aware that the
irradiation effect can be significantly modulated by the bias.
Our future work will address these limitations by obtaining
the necessary data and incorporating additional parameters to
enhance the model and improve its predictive accuracy.

#### VI. CONCLUSION

This study comprehensively analyzed the impact of TID irradiation on the TSV channel. By fabricating and testing three types of TSV samples under  $^{60}$ Co  $\gamma$ -ray irradiation, this study demonstrated that TID significantly degraded the electrical performance of TSVs, resulting in greater insertion loss, a narrower -1 dB bandwidth, an increased rate of change of group delay, and extended propagation delay. A TID-induced compression of the frequency response was also observed, shifting the S-parameter variations to lower frequencies. To quantify the TID-induced variations in parasitic electrical parameters, an equivalent circuit model incorporating TSV de-

sign parameters and material properties was developed and validated. The model was further optimized in ADS to refine parameter extraction and improve predictive accuracy. The analysis revealed that the variations in parasitic parameters resulted from radiation-induced changes in material properties. Finally, by applying polynomial fitting to establish the relationship between radiation dose and material properties, an electrical model of the TID effect for the TSV channel was established. By formulating the electrical parameters as functions of dose, this model enables the prediction of Sparameters for various TSV designs and radiation conditions, facilitating the evaluation of transmission performance. Despite its predictive accuracy, the model exhibits certain limitations, particularly in high-dose scenarios, where deviations increase and require further refinement. Future work will focus on developing more comprehensive models incorporating multi-physics effects and validating them with additional experimental data. Overall, this study improves the understanding of TID effects on TSVs and provides a theoretical basis 650 for the design of reliable and radiation-tolerant 3D ICs. The results are particularly relevant for aerospace applications and 652 serve as a valuable resource for optimizing TSV designs and predicting performance in radiation environments.

 $C_{\mathrm{TSV}}$  Capacitance of TSV.

 $<sup>|</sup>S_{21}|$  Magnitude of  $S_{21}$ .

 $<sup>|</sup>S_{11}|$  Magnitude of  $S_{11}$ .

 $<sup>\</sup>angle S_{21}$  Phase of  $S_{21}$ .

BW Bandwidth.

[1] T.N. Theis, H.S.P. Wong, The End of Moore's Law: A New 715 [15] V.K. Sanipini, B. Rakesh, A.J. Chamanthula et al., Thermal Beginning for Information Technology. Comput. Sci. Eng. 19 (2), 41–50 (2017). doi: 10.1109/MCSE.2017.29

654

655 656

657

658

659

660

661

662

663

664

669 670

671

672

673

674

675

676

677

680

681

682

683

684

686

687

688

689

690

691

701

702

703

712

713

714

- C.H. He, W. Chen, J. W. Han et al., Radiation effects and ra-718 diation hardening technology of new microsystems (in Chi-719 nese). Sci. Sin. Phys. Mech. Astron. 54 (3), 232001 (2024). 720 doi: 10.1360/SSPMA-2023-0216
- [3] A.B. Zhang, Y. Li, X. Yao et al., Research Progress of Chiplet Integration Technology Based on Through Silicon 723 Via Interconnection. Electron. Packag. **24** (6), 060110 (2024). 724 doi:10.16257/j.cnki.1681-1070.2024.0124
- 665 on aerospace integrated circuit technology (in Chi-727 666 nese). Integr. Circuits Embed. Syst. 24 (3), 1-5 (2024). 728 667 http://service.jices.cn/CN/Y2024/V24/I3/1 668
  - [5] H. Zhao, M. Chen, Y. Peng et at., TXV Technology: The cor- 730 [18] A. Ray, Radiation effects and hardening of electronic componerstone of 3D system-in-packaging. Sci. China Technol. Sci. 731 65 (9), 2031–2050 (2022). doi: 10.1007/s11431-022-2119-3
  - [6] D.M. Fleetwood, Evolution of Total Ionizing Dose Ef- 733 [19] fects in MOS Devices With Moore's Law Scaling. 734 IEEE Trans. Nucl. Sci. 65 (8), 1465-1481 (2018). doi: 735 10.1109/TNS.2017.2786140
  - [7] L. Bogaerts, Z. El-Mekki, S. Van Huylenbroeck et al., High- 737 [20] Y.F. Zhao, L. Wang, S.G. Yue, X. Yao et al., Develop-Speed TSV Integration in an Active Silicon Photonics Interposer Platform. IEEE SOI-3D-Subthreshold Microelectronics 739 Technology Unified Conference (S3S), Burlingame, CA, USA 740 2018, pp. 1-3. doi: 10.1109/S3S.2018.8640164
  - [8] S.F. Zhao, G.P. Zhang, C.N. Peng et al., Investigation on the 742 properties and processability of polymeric insulation layers for 743 through silicon via. 63rd Electronic Components and Technol-744 ogy Conference(ECTC), Las Vegas, NV, USA 2013, pp. 81-85. 745 doi:10.1109/ECTC.2013.6575554
  - [9] D.W. Kim, L.H. Yu, K.F. Chang et al., 3D System-on-747 Packaging Using Through Silicon Via on SOI for High-Speed 748 Application of 400 Gbps and Beyond. 68th Electronic Com- 750 ponents and Technology Conference (ECTC), San Diego, CA, 751 USA 2018, pp. 834-840. doi: 10.1109/ECTC.2018.00129
- A. Navaneetha, A.K. Reddy, S. Aruna Deepthi et al., Per-692 formance evaluation of noise coupling on Germanium based 754 693 TSV filled material for future IC integration technique. Ma-694 terials Today Proceedings. 45 (2), 1494-1497 (2021). doi: 756 [25] F. Yuan, Z.Zhang, J.C. Wang et al., Total ionizing dose 695 10.1016/j.matpr.2020.07.631 696
- 697 [11] T. Ni, D. Liu, Q. Xu et al., Architecture of Cobweb-Based Redundant TSV for Clustered Faults. IEEE Trans. 698 Very Larg. Scale Integr. Syst. 28 (7), 1736-1739 (2020). doi: 699 10.1109/TVLSI.2020.2995094 700
  - [12] D. Pragathi, C.U. Kumari, M.U. Rani et al., Simplistic approach to alleviate noise coupling issues in 3D IC integration. Materials Today Proceedings. 33 (7), 4007-4011 (2020). doi: 10.1016/j.matpr.2020.06.380
- 704 P. Manasa, K.S. Venkat, V. Ayushi et al., Design and Per-705 [13] formance Analysis of 3D IC Integration Model for High 706 Frequency and RF Applications. International Conference 707 on Computational Intelligence for Information, Security and 769 708 Communication Applications (CIISCA), Bengaluru, India 770 [29] Y.X. Xue, Z. Cao, 709 **2023**, pp. 40-45. doi: 10.1109/CIISCA59740.2023.00018 710
- 711 [14] B. Rakesh, D. Prasad, C.U. Kumari et al., Simplistic approach to reduce thermal issues in 3D IC integration technology. Materials Today Proceedings. 45 (2), 1399-1402 (2021). 774 doi: 10.1016/j.matpr.2020.07.092

- management in TSV based 3D IC Integration: A survey. Materials Today Proceedings. 45 (2), 1742-1746 (2021). doi: 10.1016/j.matpr.2020.08.621
- G.S. Venkata Meghana, G. Chitrush, R.A. Kumar et al., Improvement In Thermal Issue By Using Suitable Dielectric Material And Core For Future IC Integration Applications. International Conference on Computational Intelligence for Information, Security and Communication Applications (CI-ISCA), Bengaluru, India 2023, pp. 24-29. doi: 10.1109/CI-ISCA59740.2023.00015

722

752

760

762

772

- [4] Y.F. Zhao, L. Wang, Development and reflection 726 [17] T. Ni, J.C. Bian, Z. Yang et al., Broadcast-TDMA: A Cost-Effective Fault-Tolerance Method for TSV Lifetime Reliability Enhancement. IEEE Des. Test, 39 (5), 34-42 (2022). doi: 10.1109/MDAT.2022.3189827
  - nents and systems: an overview. Indian J Phys 97, 3011-3031 (2023). doi: 10.1007/s12648-023-02644-9
  - Tk. Lee, H. Yang, I. Dutta, Damage Mechanisms in Through-Silicon Vias Due to Thermal Exposure and Electromigration. J. Electron. Mater. 53, 1214-1222 (2024). doi: 10.1007/s11664-023-10845-5 736
    - ment and Considerations for Aerospace Radiation-Hardened Integrated Circuit. Aerosp. Shanghai 38 (4), 12-18 (2021). doi:10.19328/j.cnki.2096-8655.2021.04.002
    - J. Zhu, Y. Yu, F. Hou et al., Through-silicon via technologies for interconnects in RF MEMS. Symposium on Design, Test, Integration & Packaging of MEMS/MOEMS, Rome, Italy 2009, pp. 78-80. https://ieeexplore.ieee.org/document/4919493
    - B.C. Wang, M.T. Qiu, W. Chen et al., Machine learning-based analyses for total ionizing dose effects in bipolar junction transistors. Nucl. Sci. Tech. 33 (131) (2022). doi: 10.1007/s41365-022-01107-w
  - Optcal Interconnections with Silicon Photonics Devices for 749 [23] L.L. Ding, H.X. Guo, W. Chen et al., Theoretical Study of Bias Effect on Total Ionizing Dose Irradiation of Ultra-deep Micron MOS Device. At. Energy Sci. Technol. 47 (5), 842-847 (2013). doi:10.7538/yzk.2013.47.05.0842
    - 753 [24] D.M. Fleetwood, Radiation Effects in a Post-Moore World. IEEE Trans. Nucl. Sci. 68 (5), 509-545, (2021). doi: 10.1109/TNS.2021.3053424
      - (TID) effects of  $\gamma$  ray radiation on switching behaviors of Ag/AlOx/Pt RRAM device. Nanoscale Res. Lett. 9 (452) (2014). doi: 10.1186/1556-276X-9-452
      - [26] J.R. Schwank, M.R. Shaneyfelt, D.M. Fleetwood et al., Radiation Effects in MOS Oxides. IEEE Trans. Nucl. Sci. 55 (4), 1833-1853 (2008). doi: 10.1109/TNS.2008.2001040
    - T.R. Oldham, F.B. McLean, Total ionizing dose effects in MOS 763 oxides and devices. IEEE Trans. Nucl. Sci. 50 (3), 483-499 (2003). doi: 10.1109/TNS.2003.812927
    - D.M. Fleetwood, Total Ionizing Dose Effects in MOS 766 [28] Low-Dose-Rate-Sensitive Linear-Bipolar IEEE Trans. Nucl. Sci. 60 (3), 1706-1730 (2013). doi: 10.1109/TNS.2013.2259260
      - Z.Y. Guo et al., dose rate on total ionization dose for of  $\gamma$ -rav power MOSFET(in Chinese). At. Energy Sci. Technol. **42** (5). 470-474 (2008). https://yznkxjs.xmljournal.net/cn/article/doi/10.7538/yzk.2008.42.05.0470

- 775 [30] C. Wang, L. Zhou, A Memristor Emulator Consisting of One 837 [46] W. Hao, C. Rui, C. Qian et al., Study on Total Ionizing Dose Ef-MOSFET and Two Diodes. Circuits Syst. Signal Process. 43, 838 776 4715-4727 (2024). doi:10.1007/s00034-024-02698-y 777
- 778 [31] B.C. Wang, C.X. Tang, M.T. Qiu et al., A machine learning 840 approach to TCAD model calibration for MOSFET. Nucl. Sci. 841 [47] Tech. 34, (192) (2023). doi:10.1007/s41365-023-01340-x

779

780

797

798

- G.L. Yue, Z.J. Wang, F.W. Xiang et al., High-frequency Driv-781 ing Circuit and Loss Analysis of SIC MOSFET Based on 844 782 Discrete Components. J. Electr. Eng. Technol. 19, 2401–2411 783 (2024). doi:10.1007/s42835-023-01752-0 784
- [33] Y. Ding, W. Liu, W. Bai et al. Modelling of SiC MOSFET 785 power devices incorporating physical effects. J. Power Elec-786 tron. (2024) doi:10.1007/s43236-024-00912-3 787
- P. Wu, L. Wen, Z.Q. Xu et al., Synergistic effects of to-788 tal ionizing dose and radiated electromagnetic interference on 851 789 analog-to-digital converter. Nucl. Sci. Tech. 33 (39) (2022). 790 doi: 10.1007/s41365-022-01017-x 791
- 792 [35] S. Ashrafi, B. Eslami, Investigation of sensitivity and threshold 854 voltage shift of commercial MOSFETs in gamma irradiation. 855 [50] 793 Nucl. Sci. Tech. 27 (144) (2016). doi: 10.1007/s41365-016-794 0149-8 795
- B. Liang, J.H. Liu, X.P. Zhang et al., Total ionizing dose effect 796 modeling method for CMOS digital-integrated circuit. Nucl. Sci. Tech. 35 (26) (2024). doi: 10.1007/s41365-024-01378-5
- L. Qian, Z. Zhu, Y. Yang, Theoretical Study of Bias Ef-799 fect on Total Ionizing Dose Irradiation of Ultra-deep Mi-800 cron MOS Device. Microelectron. J. 43 (2), 128-133 (2012). 863 801 doi:10.1016/j.mejo.2011.11.0042 802
- Q. Zeng, J. Chen, Y. Jin, Effect of Radiation on Relia-803 [38] bility of Through-Silicon via for 3-D Packaging Systems. 866 [52] 804 IEEE Trans. Device Mat Reliab. 17 (7), 708-712 (2017). doi: 867 805 10.1109/TDMR.2017.2749640 806
- Q. Zeng, J. Chen, Y. Jin, Experimental Assessment and 869 807 Analysis of the Influence of Radiation on Through-Silicon 870 [53] 808 Vias. 68th Electronic Components and Technology Confer- 871 809 ence (ECTC), San Diego, CA, USA **2018**, pp. 1164-1169. doi: 810 10.1109/ECTC.2018.00179
- 812 [40] W. Tian, T. Ma, X. Liu, TSV Technology and High-Energy 874 [54] J. Kim, J.S. Pak, J. Cho et al., High-Frequency Scalable Elec-Heavy Ions Radiation Impact Review. Electronics. 7 (7), 112 813 (2018). doi: 10.3390/electronics7070112 814
- 815 [41] K. Li, E. X. Zhang, M. Gorchichko et al., Impacts of 877 Through-Silicon Vias on Total-Ionizing-Dose Effects and Low- 878 [55] 816 Frequency Noise in FinFETs. IEEE Trans. Nucl. Sci. 68 (5), 879 817 740-747 (2021). doi: 10.1109/TNS.2021.3065563
- 819 [42] X.G. Wang, Y. Liu, R.X. Cao et al., Total Ionizing Dose 881 Effect on the 3D Interconnection Structure of Microsystem. 882 820 4th International Conference on Microelectronic Devices and 883 821 Technologies (MicDAT), Corfu, Greece 2022, pp. 24-29. doi: 884 822 10.13140/RG.2.2.19976.60161 823
- 824 [43] L.H. Yang, Z.M. Li, Y. Fu et al., Study of Total Ionizing 886 Dose on RF Microsystem. 4th International Conference on 825 Microelectronic Devices and Technologies (MiCDAT), Corfu, Greece 2022, pp. 53-59. doi: 10.13140/RG.2.2.19976.60161 827
- 828 [44] L.H. Yang, Z.M. Li, G.B. Shan et al., Modeling and Val-890 idation of Total Ionizing Dose Effect on the TSVs in RF 829 Microsystem. Micromachines, vol. 14 (6), 1180 (2023). doi: 892 [59] 830 10.3390/mi14061180 831
- G.H. Zhang, Z.H. Yang, X.S. Li et al., Gamma-Ray Irra-832 [45] diation Induced Dielectric Loss of SiO2/Si Heterostructures 895 in Through-Silicon Vias (TSVs) by Forming Border Traps. 896 [60] 834 ACS Appl. Electron. Mater. 6 (2), 1339-1346 (2024). doi: 897 835 10.1021/acsaelm.3c01646 836

- fect of Three-dimensional Microsystem Interconnection Structure Based on Through-silicon Via. At. Energy Sci. Technol. 58 (8), 1789-1796 (2024). doi: 10.7538/yzk.2023.youxian.0771
- T. Ni, Q. Xu, Z. Huang et al., A Cost-Effective TSV Repair Architecture for Clustered Faults in 3-D IC. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 40 (9), 1952-1956 (2021). doi: 10.1109/TCAD.2020.3025169
- 845 [48] S.K. Tallapalli, V. Vijayakumar, N.A. Vignesh et al., Minimization of Electrical Signal Interference with Appropriate Core Material for 3D IC at THz Applications. Trans. Electr. Electron. Mater. 25, 153-159 (2024). doi: 10.1007/s42341-023-00496-y 849
- 850 [49] X. Cui, M. Luo, Q. Lin et al., An Exhaustive Search of the Optimal 6C Level Static Shielding Scheme for Rectangle TSV Arrays. 19th International Conference on Electronic Packaging Technology (ICEPT), Shanghai, China 2018, pp. 944-948. doi:10.1109/ICEPT.2018.8480772
  - T. Song, C. Liu, Y. Peng et al., Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs. 50th ACM/EDAC/IEEE Design Automation Conference (DAC), Austin, TX, USA 2013, pp. 1-7. doi: 10.1145/2463209.2488956
- Y.J. Chang, H.H. Chuang, Y.C. Lu et al., Novel crosstalk mod-860 eling for multiple through-silicon-vias (TSV) on 3-D IC: Experimental validation and application to Faraday cage design. 21st Conference on Electrical Performance of Electronic Packaging and Systems, Tempe, AZ, USA 2012, pp. 232-235. doi: 10.1109/EPEPS.2012.6457884
  - R. Fang, X. Sun, M. Miao et al., Characteristics of Coupling Capacitance Between Signal-Ground TSVs Considering MOS Effect in Silicon Interposers. IEEE Trans. Elect. Dev. 62 (12), 4161-4168 (2015). doi: 10.1109/TED.2015.2494538
  - X. Cui, C. Wei, X. Feng et al., Mosaic-3C1S: A Low Overhead Crosstalk Suppression Scheme for Rectangular TSV Array. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 42 (5), 1380-1392 (2023). doi:10.1109/TCAD.2021.3103823
  - trical Model and Analysis of a Through Silicon Via (TSV). IEEE Trans. Compon. Packag. Manuf. Technol. 1 (2), 181-195 (2011). doi: 10.1109/TCPMT.2010.2101890

875

899

- D.M. Pozar, Microwave Engineering, 4th edn. (John Wiley & Sons, Hoboken, 2012), pp. 135-170.
- X.T. Chen, X.D. Jian, H.Y. Wang et al., Transmis-880 [56] sion Characteristics of Long-Chain Through Silicon Via-Redistribution Layer Interconnects. IEEE Trans. Compon. Packag. Manuf. Technol. 19 (9), 1620-1629 (2024). doi:10.1109/tcpmt.2024.3445345
- 885 [57] Y.M. Zhang, W.C. Tian, H.Y. Wang et al., High-Frequency Transmission Characteristic Analysis of TSV-RDL Interconnects. IEEE Trans. Compon. Packag. Manuf. Technol. 14 (1), 89-97 (2024). doi:10.1109/tcpmt.2023.3343712
- 889 [58] P.J. Pupalaikis, S-parameters for Signal Integrity (Cambridge University Press, Cambridge, 2020), pp. 205-438. doi: 10.1017/9781108784863
  - I. Savidis, S.M. Alam, A. Jain et al., Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits. Microelectron. J. 41 (1), 9-16 (2010). doi: 10.1016/j.mejo.2009.10.006
  - C.C. Sahu, S. Chandrakar, M.K. Majumder, Signal Transmission and Reflection Losses of Cylindrical and Tapered shaped TSV in 3D Integrated Circuits. IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), Chennai,

India **2020**, pp. 44-47. doi: 10.1109/iSES50453.2020.00021 903 901 [61] S. Piersanti, F. de Paulis, A. Orlandi et al., Impact of 904 Frequency-Dependent and Nonlinear Parameters on Transient 905

Analysis of Through Silicon Vias Equivalent Circuit. IEEE Trans. Electromagn Compat. **57** (3), 538-545 (2015). doi: 10.1109/TEMC.2015.2391911